






Eleetro-X Technical







PLACE NEAR CPU





XDP_TRST#_CPU R863 0_4 PROC_TRST#






Ra close to CPU side
H_VCCST_PWRGD trace 0.3" - 1.5"






Layout note: need routing together and ALERT need between CLK and DATA.






Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed


+VCCGT 43,45
+VCC_CORE 5,43,44
+1.2VUS 3,6,17,18,40,42,48




Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed



+3V_DEEP_SUS 4,11,12,14,15,18
+3V 2,4,11,12,13,14,15,17,18,19,20,21,27,28,29,30,31,33,34,35,36,37,43,46,51
+5V 27,28,29,33,34,36,51
+1.0V 2,4,5,37,42
+3VSS 4,15,36,37,39,40,41,42,48,51



GPIO Pull UP




PCH SPI ROM(CLG)


Vender	Size	P/N
EON	8MB	AKE3EZNOQ01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFPN07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023




need place to TOP



SMBus/Pull-up(CLG)





PCH SPI ROM(CLG)





Functional Strap Definitions

DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET



No Boot:
The signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.



No Boot:
The signal has a weak internal pull-down.
0 = LPC Is selected for EC.
1 = eSPI Is selected for EC.

+3V 2,4,10,11,13,14,15,17,18,19,20,21,27,28,29,30,31,33,34,35,36,37,43,46,51
+3V5 4,10,15,36,37,39,40,41,42,48,51
+3V_DEEP_SUS 4,10,11,14,15,18

Need apply PN

DIS only

dGPU

WLAN


LAN

HDD

SATA/SSD

PCIe/SSD

2016/9/7
For Base-U the SATA1B/SATA2 delete



PCI-E Port Mapping Table

PCI-E Port	Function	CLK RQ Port	Function
Port1	dGPU	Port0	VGA
Port2	dGPU	Port1	Un-used
Port3	dGPU	Port2	SSD
Port4	dGPU	Port3	WLAN
Port5	WLAN	Port4	LAN
Port6	LAN	Port5	Un-used
Port7	HDD		
Port8	SATA SSD		
Port9	PCIe SSD		
Port10	PCIe SSD		
Port11	PCIe SSD		
Port12	PCIe SSD		


USB3.0 Port Mapping Table

USB3.0	Function
PORT-1	USB3.0 MB-1
PORT-2	Cobine USB3.0 Small Board
PORT-3	NC
PORT-4	NC



1005 Change Name from DEVSLP2 to DEVSLP0
DEVSLP0 and GC6_FB_EN SWAP
1005 GPIO35 and ACC_LED# SWAP

USB2.0 Port Mapping Table



USB2.0	Function
PORT-1	USB3.0 Small Board
PORT-2	USB3.0 Small Board
PORT-3	Camera
PORT-4	Type C
PORT-5	IR CAM
PORT-6	Cardreader IC
PORT-7	WLAN
PORT-8	Touch Screen
PORT-9	NC
PORT-10	NC




Skylake (GPIO)





HDA Bus(CLG)



skylake	BOARD_ID[8:7]	BOARD_ID[6:5]	BOARD_ID 5	Board ID 4	Board ID 3	BOARD_ID[2:1]	BOARD_ID 0
Model	ID8 ID7	ID6 ID5	ID5	ID4	ID3	ID2 ID1	ID0
Definition	Reserve (Default = 00)	Reserve (Default = 00)	0 : AMD 1 : Nvidia	0 4 VRAMs 1 8 VRAMs	0 VGA CAM 1 IR CAM	00 14" 01 15" 1SPD 10 17" 11 2SPD	0 : UMA 1 : DIS







PEX_IOVDD + PEX_IOVDDQ = 1.042A

PEX_PLL_HVDD +
PEX_SVDD_3V3 = 143mA

PEX_PLLVDD = 130mA

VDD33 = 56mA

Power up sequence

Power down sequence

ALL 3.3V
+3VGFX & +3V3_AON




NVDD
+VGACORE

PEX_VDD
+1.05V_GFX


FBVDDQ
+1.35V_GFX

First Rail to Power Down







Last Rail to Power Down





FB_PLLAVDD = 55mA



FB_DLLAVDD = 15mA




FBVDDQ + FBVDD = 3.116A




bg955-nvidia-n13p-gv2-s-a2 COMMON



For support GC6 2.0



Need Check footprint & PH!













BU5

PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.


Size	Document Number	Rev
Custom	20 - N16S-GT (MEMORY/GND)	1A

Date: Tuesday, December 13, 2016 Sheet 20 of 51





4.99k	CS24992FB26
10k	CS31002FB26
15k	CS31502FB24
20k	CS32002FB29
24.9k	CS32492FB16
30.1k	CS33012FB18
34.8k	CS33482FB22
45.3k	CS34532FB18



Change Pin2&5 connect +3V_AON for GPU power sequence 11/11 SI

Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

VRAM Configuration Table


RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	256Mx16 Strap	128Mx16 Strap	QBC	TOP B/S
1110	DDR3L 256Mx16, 64bit, 4Gb,900MHz	HYNIX	H5TC4G63CFR-N0C	0XE	TBD	AKD5PZDTW02	AKD5PZDTW01
0011	DDR3L 256Mx16, 64bit, 4Gb,900MHz	Micron	MT41J256M16HA-09 3G:E	0x4	TBD	AKD5PZSTL01	AKD5PZSTL00
1111	DDR3L 256Mx16, 64bit, 4Gb,900MHz	SAMSUNG	K4W4G1646E-BC1A	0XF	TBD	AKD5PGDT501	AKD5PGDT500


GPIO ASSIGNMENTS


GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMMORY VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding

PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size Custom	Document Number 22 - N16S-GT (GPIO/STRAPS)	Rev 1A
Date: Tuesday, December 13, 2016	Sheet 22 of 51	













Rank1

HYU 256Mx16, H5TC4G63AFR-11C QBC PN : AKD5PGWTW08---TOP B/S PN : AKD5PGWTW07
MIC 256Mx16, MT41J256M16HA-093G:E QBC PN : AKD5PZSTL01---TOP B/S PN : AKD5PZSTL00
SAM 256Mx16, K4W4G1646D-BC1A QBC PN : AKD5PGWT501---TOP B/S PN : AKD5PGWT502








Analog



Mute LED改用Mic2-Vref0-R
Mic偏壓改用Mic2-Vref0-L





LAN RTL8107EH/RTL8111HSH

For SWR mode support RTL8111HSH & 8107
Stuff: La, Ca, Cb


* Place Cc,Cd,Ce,Cf for RTL8111H(S) & RTL8107
close to each VDD10 pin-- 3, 22, 8, 30

* Place Cg,Ch for RTL8111H(S) & RTL8107
close to each VDD10 pin-- 22(reserved)

Power trace Layout 宽度>60mil




* Place Cj and Ck, close to each VDD33 pin-- 11, 32 for RTL8111H(S) & 8107
* For surge improvement, place Cm and Cn, close to each VDD33 pin-- 11, 32(optional)




For SWR mode support RTL8111HSH & 8107
Stuff Co, Cp



For 10/100 : Ua




For Giga : Ub




For GIGA
BOT:G5T5009B LF,DB0Z06LAN00
FCE :NS892407 ,DB0L11LAN00

For 10/100 : Ra,Rb
For Giga : Ra,Rb,Rc,Rd

For 10/100 stuff only & Close RJ45




RJ45




PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size C Document Number 30 - LAN RTL8107EH/RTL8111HSH Rev 1A
Date: Tuesday, December 13, 2016 Sheet 30 of 51





UART for Win7 WHQL DEBUG




Place Back to Back La

Daughter Board




Power Board



USB3.0

USB3.0 Re-driver IC

USB3.0 re-driver IC




Layout Notes:
Stubs Trace less than 150mil

USB3.0

USB3.0 Re-driver IC


USB3.0 re-driver IC



Layout Notes:
Stubs Trace less than 150mil

Daughter Board

For Audio layout routing



USB3.0 connect to DB
(1SPD)

USB2.0 connect to DB
(1SPD)

USB3.0 connect to DB
(1SPD)

USB2.0 connect to DB
(1SPD)



USB2.0 to DB for CR5141
(1SPD)



PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size	Document Number	Rev
Custom	31 - USB SW & TYPE-C-TPS25810	1A
Date: Tuesday, December 13, 2016	Sheet 31 of 51	


USB2.0




CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detection Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A

TPS25810 Port	CC1	CC2	OUT	TPS25810 Response				
				VCONN ON CC1 or CC2	POLB	UPFS	AUDIOB	DEBU
Nothing Attached	OPEN	OPEN	OPEN	NO	H-Z	H-Z	H-Z	H-Z
UFP Connected	Rd	OPEN	IN1	NO	H-Z	LOW	H-Z	H-Z
UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	H-Z	H-Z
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	H-Z	H-Z	H-Z	H-Z
Powered Cable/No UFP Connected	Ra	OPEN	OPEN	NO	H-Z	H-Z	H-Z	H-Z
Powered Cable/UFP Connected	Rd	Ra	IN1	CC2	H-Z	LOW	H-Z	H-Z
Powered Cable/UFP Connected	Ra	Rd	IN1	CC1	LOW	LOW	H-Z	H-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	H-Z	H-Z	LOW	LOW
Debug Accessory Not Connected	Ra	Ra	OPEN	NO	H-Z	LOW	H-Z	H-Z


KB LIGHT CONN




Touch Pad Connector




FAN




TPM (2.0)



Accelerometer Sensor




IR CAM




2,4,10,11,12,13,14,15,17,18,19,20,21,27,28,29,30,31,33,34,36,37,43,46,55
 67,68,69,70,72,74,80,81
 +5V
 +5V
 +2VPCD

SATA SSD



SATA ODD


Screw Hole




eMMC

HDD

SATA HDD




SATA LED




WLAN

Mini Card WLAN/BT(Optional)





Support Wake Function(Reserve)





0302 Reserved the MOSFET at CLKREQ# even the current leakage test passed for HP requested

For EMI Suggestion





Remove Net RF_LINK# and need check if Ra and Rb can be NI





DC/DC +3VS5/+5VS5

+VIN	27,33,38,40,41,44,45,46,47,50
+3VS5	4,10,15,36,37,40,41,42,48,51
+5VS5	4,28,31,32,40,41,42,43,44,46,47,48,51
+3VPCU	6,13,31,33,36,37,38,49
+5VPCU	28,38,48,51



USB Charge Support	Ra	Rb
No support	Stuff	NA
Support	NA	Stuff




+1.0V 2,4,6,37
 +3VSS 4,10,15,36,37,38,40,41,48,51
 +5VSS 4,28,31,32,39,40,41,43,44,46,47,48,51
 +VCCIO 2,6
 +1.2VSUS 3,6,17,18,40,48
 +VCCSTPLL 2,4,5,6,9,43
 +1.0V_DEEP_SUS 9,13,15,41
 +1.2V_VCCPLL_OC 6
 MAINON 37,40,41,51

Volume Segment
Vcc_ST: 0.12A
Vcc_PLL: 0.12A

<= 10ms, full load ready
 (Vcc_ST+Vcc_PLL)

Imax:0.24A




Volume Segment
Vcc_STG: 0.04A
Vcc_IO: 3.4A

<= 10ms full load ready


Imax:3.4A

Imax:0.04A



<= 240us, full load ready


TDC:0.26A




PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.0V/+VCCSTPLL	1A
Date: Tuesday, December 13, 2016	Sheet 42 of 51	



+VIN 27,33,38,39,40,41,45,46,47,50
+5VSS 4,28,31,32,39,40,41,42,43,46,47,48,51




For U42 --> Add These Components




+VIN 27,33,38,39,40,41,44,46,47,50
 +5VS5 4,28,31,32,39,40,41,42,43,44,46,47,48,51
 +VCCSA 6,43
 +VCCGT 7,43




VGA Core




+VIN 27,33,38,39,40,41,44,45,46,50
+5VS5 4,28,31,32,39,40,41,42,43,44,46,48,51
+1.5V_GFX 20,21,23,24,25,26




+VIN 27,33,38,39,40,41,44,45,46,47,50
 +3VS5 4,10,15,36,37,39,40,41,42,51
 +5VS5 4,28,31,32,39,40,41,42,43,44,46,47,51
 +3V_GFX 19,21,22,46
 +3V_AON 19,22,47
 +1.2VSUS 3,6,17,18,40,42
 +1.05V_GFX 19,20,21




+3VPCU 6,13,31,33,36,37,38,39
 +BAT_RTC 4,13,15,31,38



EMI request for ISN



EMI request for ISN



+3V	2,4,10,11,12,13,14,15,17,18,19,20,21,27,28,29,30,31,33,34,35,36,37,43,46
+5V	27,28,29,33,34,36
+VIN	27,33,38,39,40,41,44,45,46,47,50
+3VS5	4,10,15,36,37,39,40,41,42,48
+5VS5	4,28,31,32,39,40,41,42,43,44,46,47,48
+3VSUS	33
+5VPCU	28,38,39,48
+3VLAVCC	30

